

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
24 June 2004 (24.06.2004)

PCT

(10) International Publication Number
WO 2004/053685 A1

(51) International Patent Classification⁷: G06F 9/318, 9/38

(21) International Application Number:

PCT/GB2003/004304

(22) International Filing Date: 6 October 2003 (06.10.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

0229068.2 12 December 2002 (12.12.2002) GB

0302650.7 5 February 2003 (05.02.2003) GB

0302646.5 5 February 2003 (05.02.2003) GB

0307823.5 4 April 2003 (04.04.2003) GB

(71) Applicant (for all designated States except US): ARM
LIMITED [GB/GB]; 110 Fulbourn Road, Cherry Hinton,
Cambridge CB1 9JN (GB).

(72) Inventor; and

(75) Inventor/Applicant (for US only): WATT, Simon,
Charles [GB/GB]; The Tan House, Mandeville, Burwell,
Cambridge CB5 0AG (GB).

(74) Agent: ROBINSON, Nigel, Alexander, Julian; D Young
& Co, 21 New Fetter Lane, London EC4A 1DA (GB).

(81) Designated States (national): GB, JP, US.

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guid-
ance Notes on Codes and Abbreviations" appearing at the begin-
ning of each regular issue of the PCT Gazette.

(54) Title: INSTRUCTION TIMING CONTROL WITHIN A DATA PROCESSING SYSTEM

(57) Abstract: A data processing system (2) is provided which is responsive to program instructions that operate in a variable mode to require a variable number of processing cycles to complete. The system is also operable in a fixed timing mode, which can be programmable using a bit (or several bits) within a configuration controlling register, to operate in a fixed timing mode in which such instructions are forced to operate using a fixed number of processing cycles. Thus, suppression of instructions which fail in condition codes may be suppressed and early termination of program instructions similarly suppressed in a manner which helps to prevent an attack upon the security of the system by observing the number of processing cycles required to process certain data.

BEST AVAILABLE COPY

WO 2004/053685 A1